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ABSTRACT 
A Phase/Frequency Detector (PFD) that has a simple structure and a fast response is 
presented. This PFD has three signal inputs and no dead zone. The absence of the dead zone 
reduces an important component of the jitter. An implementation .of this PFD in a clock 
recovery circuit is also presented. A data recovery architecture that uses this fast clock 
recovery circuit is described. A clock recovery circuit that operates at 1GHz in a 0.6u CMOS 
N-Well process is discussed. 
1 
CHAPTER 1. INTRODUCTION TO PHASE LOCKED LOOPS 
AND PHASE /FREQUENCY DETECTORS 
This chapter reviews basic principles of operation and applications of phase locked 
loops (PI.L's) and identifies the increasing demand on high speed high performance PLL's. 
The basic architecture of the Pl.L, and several different phase/phase frequency detector (PD, 
PFD) structures are discussed. Finally previous work in this field will bereviewed. 
1.1 Phase locked loop applications and advantages 
Several systems in communications and other fields employ Phase Locked Loops 
(PLLs) or similar circuits to generate clock signals, or to recover or regenerate clock signals 
from received waveforms. In integrated systems timing signal generation, detection, and 
distribution circuits may occupy a significant part of the overall die area. Phase Locked 
Loops (Pl.Ls) and Delay Locked Loops (DI.Ls,) find wide applications in areas such as 
frequency and phase modulation systems, data transmitters, data receivers, electronic drives 
for data storage devices, and microprocessor systems [1], [2]. PI.Ls, and DI.Ls are used to 
solve several problems in the areas of communication, data transmission, and data storage. 
These problems include jitter reduction, clock skew suppression, frequency synthesis, and 
clock recovery. In the recent years the demand for high speed of operation has increased for 
the I/O interfaces, video, audio, and graphics processors. PLLs and other timing circuits are 
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highly sensitive to noise and interference [21]. Higher speeds require better performance 
from the overall timing recovery PLL. [3], [10] in high-speed communication applications . 
1.2 Basic phase locked loop (PLL) architecture 
Most Phase Locked Loop (PLL) circuits use the basic architecture shown in Figure 
1.1. The components include a phase detector (PD) or phase/freq. Detector (PFD), a loop 
filter, and a voltage controlled oscillator (VCO). There are many variations for the 
implementation of these components. The detector, PD or PFD, has two inputs and produces 
an output signal that is proportional to the phase difference or phase and frequency difference 
between· the two input signals. The loop filter, typically a lowpass filter (LPF), is used to 
filter the signal coming from the phase detector. The output of the loop filter becomes the 
control voltage for the VCO. The voltage controlled oscillator (VCO) produces an output 
signal with a frequency dependent upon and ideally linearly proportional to the control 
voltage at it's input. The exact analysis of a PLL is difficult because it is a time varying and 
------- Phase/Freq. 
Detector - Loop Filter ---- Voltage Controlled ----/ / Oscillator (VCO) / PDIPFD (LPF) 
Figure 1.1 PLL basic architecture 
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non-linear system. A small signal-analysis based upon on the assumptions that the circuit is 
initially locked and stable, then a small change in the input signal phase or frequency occurs 
is described in several publications. The assumptions mentioned above are made to be able to 
deal with the PLL as a linear and time invariant system. A basic PLL is shown in Figure 1.1. 
A difference between the input signal phase and the oscillator output phase will produce an 
error voltage at the output of the phase detector equal to 
(1.1) 
where the constant Kpd is the phase detector gain. The output frequency of the VCO is given 
by 
foul = fc + K vco . vcntrl (s) (1.2) 
where fc is the free running frequency of the VCO with zero control voltage where ½.n1ri{s) is 
the output of the loop filter, and the constant Kvco is the VCO gain or sensitivity 
(1.3) 
where {J) is the angular frequency of oscillation of the VCO. Since the angular frequency is 
the derivative of the phase, if we take the Laplace transform of the integral of Equation. 1.3 
the oscillator output phase will be 
e ouJs) = Kvco . vcntrl (s) 
s 
(1.4) 
For a loop filter with the transfer function F(s), the closed loop transfer function for the PLL, 
shown in Figure 1.2, is 
(s) 
verror 
Phase Detector 
4 
F(s) 
Loop filter 
Yentl 
Voltage controlled 
oscillator 
Figure 1.2. Block diagram of the PLL 
(1.5) 
If the loop filter is of first order, the PLL will be second order. The quantity K = Kvco · K pd 
is called the loop gain and is expressed in rad/sec. [1], [2]. 
1.3 Phase and frequency detectors 
Many PLL parameters including the tracking range, acquisition range, loop gain, and 
transient response depend on the properties of the phase and frequency detectors [1], [2]. 
What we have interest in are the following properties of the phase detectors: 
1) What is the input phase difference range for which the transfer characteristic of the phase 
detector is monotonic. 
2) What is the response of the PFD to unequal input frequencies. 
3) How do the input amplitude and duty cycle affect the characteristics. 
Following is a short discussion for some of the more popular phase/frequency detectors. 
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• Multiplier (XOR gate) 
The multiplier has been used in analog circuits as a phase detector in carrier recovery and in 
Frequency Modulation (FM) systems [5], [6]. For a sinusoidal input signal 
X;n = v;n cos(mit + e;J if we have a local oscillator with the signal X 10 = cos(m1t + eJ then the 
output of the multiplier that multiplies the two input signals will be 
(1.6) 
Using a low-pass filter (LPF) to remove the high frequency component, we end up with 
v = !:.v, sinre. -e ) . There are several implementations of analog multipliers; one 
out 2 m \ 1 m lo 
common implementation is the Gilbert multiplier. A MOS transistor-level circuit 
realization of the Gilbert multiplier is shown in Figurel.3 [2]. If ½ and v2 are two-valued 
bipolar functions with ½- = -½+ and v2- = -v2+ it follows that multiplication of these two 
excitations is also two-valued and this two-valued function that implements the exclusive 
V.+ 0---1 
1 
1~ 
V.-1 
Figure 1.3 Implementation of Gilbert multiplier 
XOR gate 
-11: 
2 
6 
11: 
11: 
2 
Figure 1.4 Digital implementation of the Multiplier 
or (XOR) function. The XOR gate phase detector has the characteristic curve shown in 
Figure 1.4. When implemented in a PLL a static phase magnitude difference of 90 degrees 
will exist when the circuit is locked. 
• Two state PD (RS-latch) 
One of the simple phase detectors is obtained from an edge triggered RS latch. The 
characteristic curve of the RS latch-based phase detector is shown in Figure 1.5. The 
rising edge of A drives Q to ONE and that of B drives Q to ZERO. This detector changes 
state only on one edge of the inputs, it's characteristics differ those of an XOR gate in 
several respects. 
1) The output frequency (of Q-output) is the same as the input frequency. 
2) Average output doesn't depend on the input duty cycle. 
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A S RS Q t-------<> 
Latch Vout 
Q 1--------0 
27r 
Figure 1.5 RS latch as a phase detector 
3) The input/output characteristic crosses ZERO when the inputs are 180 degrees out of 
phase. 
There are some phase detectors based on the RS-latch which may contain other logic gates 
and maybe more than one latch. The use of the flip-flop as a phase detector was probably 
first considered by Judd [8]. 
• Sequential phase frequency detectors (PFDs) 
Sequential PFDs generate two non-complementary outputs illustrated in Figure 1.6. If 
the frequency of input A, w A, is less than that of input B, wB, then the circuit generates 
pulses at either output QA or QB with a width equal to the phase difference, average value of 
QA -QB is an indication of the frequency and phase difference between A and B. Three 
logical states are required. Those are QA = QB = 0; QA = 0, QB = 1; QA = 1, QB = 0. To 
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VHi D 
Q QA 
A Clk 
Reset 
VHi D 
Q QB 
B Clk 
-27l' 
Figure 1.6. Implementation of sequential PFD 
avoid dependence of the output on the duty cycle of the inputs the circuit should be 
implemented as an edge triggered sequential machine. A possible implementation of the 
above PFD is shown in Figure 1.6. This PFD consists of two edge- triggered re-settable D-
flip flops. The PFD characteristic is also shown in Figure 1.6. 
• Charge pump based PFD. 
The phase information for the PDs and PFDs discussed above is carried in the period 
or duty cycle at the output. It is necessary to convert this phase information into a voltage 
or current. One of the most popular methods for making this conversion for integrated 
applications is the charge pump comparator. The use of the charge pump circuit as a part 
9 
of the PD has appeared in the early 1970' s, but the small signal analysis was first done in a 
systematic way in 1983 by Gardener [13]. A charge-pump based PFD is s,hown in Figure 
1. 7. This phase comparator either injects, . subtracts, or leaves alone the charge stored 
across a capacitor in the lowpass filter (LPF). When S1 is closed /ch flows into the LPF 
increasing the output voltage, which is used in general to drive the VCO, when switch S2 
is closed I ch flows out of the LPF decreasing the output voltage. When both switches are 
Sl 
Vout 
PFD 
S2 
~r, 
Figure 1. 7 Charge pump based PFD 
open the top plate of the LPF capacitor is open circuited and the output voltage remains 
constant; see Figure 1.8. The signals Pup and Pdn are generated by the sequential PFD. The 
change in the output voltage will be 
Ll V = LiQch = /ch Llt 
cntl C C 
p p 
(1.7) 
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Because of the finite rise and fall times of Sl and S2, the PFD of Figure 1.7 can potentially 
suffer from a dead-zone which is depicted in Figure 1.8. Whether or not this problem exists 
depends upon the characteristics of the PFD block internal to Figure 1. 7. Some PFD blocks 
are inherently insensitive to this dead-zone problem and others are inherently vulnerable. The 
dead-zone is undesirable because the loop will fail to correct for phase errors in a certain 
input phase range. This creates a peak to peak jitter approximately equal to the width of the 
dead-zone. The phase will differ when operating in the dead-zone. The dead-zone disappear 
only if QA and Q8 are both guaranteed to be high for a sufficient amount of time at each 
transition. An implementation of the charge pump circuit is shown in Figure 1.9. This 
implementation is based on the use of a differential input PFD and is reported [3] by 
Maniates. The A and B signals in Figure 1.7 are descriptively labeled DN and UP in Figure 
1.9 indicating the direction the output voltage will move when the corresponding input is 
taken high. This simple circuit steers the tail currents in the tails of the two differential pairs 
I 
1--E- ~I 
deadzone ' 
I 
Figure 1.8 The charge pump PFD characteristics 
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MS 
Vo e------.-v 
l-=-~Cp 
UP -
Figure 1.9 Implementation of charge pump circuit 
to either the left or the right. When the current in the left most differential pair is steered to 
the left, it is mirrored with the mirror comprised of MS and M8 to the output. 
1.4 Previous work 
Because of the importance of the applications of the PLLs, there has been a 
tremendous amount of work done in this area. In the early development of the PLL, the work 
was primarily on analog phase locked loops (APLL). However, with increasing emphasis on 
digital circuitry because of decreasing cost, increased reliability, smaller size, and 
insensitivity to drift, there have been efforts to develop hybrid (analog-digital) PLLs (HPLL), 
discrete PLLs, and digital PLLs (DPLL) [8]. 
1.4.1 Analog phase locked loops (APLL) 
The first description of the PLL appeared in a paper by Appleton [8]. The basic 
architecture consists of a PD, a loop filter, and a VCO as shown in Figure 1. 1. When the 
12 
loop is locked the VCO frequency is ideally exactly equal to the average input signal 
frequency. The linearized analysis of this PLL was presented in Section 1.2. Both linear 
and nonlinear models for the PLL have been described both with and without noise in the 
literature. A systematic survey of this work was done by Gupta [8]. The previous analysis 
shows that the APLL has a threshold behavior, which means when the carrier to noise 
ratio (CNR) at the input drops below a certain value, there is a sudden deterioration of the 
performance of the APLL [5], [6]. 
1.4.2 Analog-digital (hybrid) phase locked loops (HPLL) 
The HPLL is an APLL where one or more, but not all elements in the loop, are digital. 
A sampler is usually present in the loop in an HPLL. Digitizing the loop partially enables 
one to use efficient digital elements in the loop. The first HPLL was considered by 
Westlake [8], where the VCO was replaced by a digital VCO. The sampler was introduced 
after the loop filter. The digital VCO provides better performance over a wide dynamic 
range. The use of a digital phase detector has been considered by Judd [8] where the PD is 
replaced by a flip-flop which is trigerred by the zero crossings of a sinusoidal reference 
signal. The digital counter is used to reduce the frequency feed back from the VCO within 
one cycle of the reference. The linearized model for the HPLL is shown in Figure 1. 10 [8]. 
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Clk 
t t 
D(z) Zero Order 
e(t) e(n1) Hold 
00 
Digital Filter 
K/s 
VCO with gain K 
Figure 1.10 Linear model of HPLL 
1.4.3 Discrete phase locked loops 
A discrete PLL is modeled as shown in Figure 1.11. The sampler detects. the error in 
the phase and the digital clock corrects it at discrete instances occurring once per cycle of 
the incoming signal. This type of digital loop can be implemented completely by discrete 
elements and works very well. The loop was first proposed by Gill and Gupta [8]. 
nput signal 
Digital ' Sampler "' / Filter ,,,,,,-
/ Digital 
"'- Clock 
Figure 1.11 Discrete PLL 
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1.4.4 Digital phase locked loops (DPLL) 
The continued progress in increasing performance, speed, reliability, and the 
simultaneous reduction in size and cost of integrated circuits (LSI and VLSI) has resulted 
in strong interest in the implementation of the digital PIL. The earliest efforts in DPLLs 
concentrated on partially replacing the APIL components with digital ones [9]. 
Apparently Westlake was the first to document the work in this direction in 1960 [9]. He 
introduced a sample and hold circuit at the output of the loop filter in order to take 
advantage of the improvements offered by the digital VCO. The first all digital PIL was 
reported by Drogin [9] in 1967. The second order loop was used as a VHF omni-
directional range finder to track a slow 30Hz sine wave. All the digital components were 
clocked synchronously. It is convenient to categorize the implementations of some of the 
DPLL into four classes. They are 
1. Flip-flop DPLL. Uses a Set Reset positive edge triggered flip-flop as the phase detector. 
2. Nyquist rate DPLL. The input is sampled at the Nyquist rate. 
3. Zero Crossing DPIL. The detector tries to sample the incoming signal at the zero 
crossings. 
4. Lead Lag DPIL. The PD determines at each cycle whether the input leads or lags the 
locally generated clock. The linear analysis of the DPLL is done in Z-transform. 
My concentration in this thesis will be on the implementation of high speed PILs, 
especially on the implementation of the phase and phase/frequency detectors. I will 
present a summery of some work reported recently in this area. An implementation of 
both a PD, and a sequential PFD in a dual-loop PLL was reported by Ware and Sodini in 
1989 [14]. The PD and the PFD , shown in Figure 1.12, were implemented in a 2µm 
CMOS process and work at a maximum speed of 50 MHz. The whole loop works at a 
maximum speed of 200MHz. A popular PFD and VCO delay cell used in a clock 
recovery circuit are shown in Figure l.13a,b. This was reported by Rynolds [15] in 1994, 
the clock recovery circuit was implemented in a 0.8µm CMOS process and reported to 
(a) 
v· IN-
DIFFERENnAt. CURRENT OUTPUT 
(b) 
11 - I;t 
Figure 1.12 Implementation of (a) PD and (b) PFD 
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R 
V 
(a) (b) 
Figure 1.13 a,b Implementation of (a) PFD and (b) VCO delay cell 
work at a maximum speed of 3201\1Hz. These same architectures have been implemented 
with minor modifications by Horwitz et al in 1996 using a 0.8µm CMOS process where the 
clock recovery circuit was used for a serial data transceiver. The clock recovery circuit was 
reported to work at a speed of 3201\1Hz [4]. Also these architectures are implemented by 
Maniatis using a 0.5µm CMOS process in 1996 [3] with a maximum speed of 550 MHz. 
Both Horwitz and Maniatis have implemented the voltage-controlled resistor with an active 
load of comprised of two PMOS transistors as shown in Figure 1.14 [16] using 2µ N-well 
CMOS process. The delay cell used here is fully differential which reduces the VCO 
sensitivity to power supply noise. In 1995 an all digital PLL was reported by Dunn et al [17] 
where they used single ended inverters to form the digitally controlled oscillator (DCO). The 
frequency was fully digital. The DCO can run at a maximum frequency of 550MHz with a 
wide dynamic range. The PLL was 
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1,1 + + 
u 
t.t 
, .. 
j,,.,°·· 
-[i:l .... 
1-1 
DA 
Yem 
11.2 - 2.&11¥ 
- 1,15V 
l.llf 1.U \Jill 1.11 IAII 2.ll!i UO 
VFE/V) 
Figure 1.14 Implementation of a resistor using PMOS transistors (figure reproduced 
from [16]) 
implemented using a 0.5µm CMOS process. In 1996 Vincent et al [l8] reported a low 
power PlL for Micro-processor clock generation. The PFD used is the same as the one 
shown in Figure 1.11. The VCO was built using single ended inverters. The circuit was built 
using a 0.25µm CMOS process and is reported to work at a max speed of 574MHz. In 1997, 
a semi-digital delay locked loop (DlL) was reported by Stdivopoulos and Horwitz [19]. The 
PD used is shown in Figure 1.15. The maximum speed of the circuit that was built using a 
lµm CMOS process is 250MHz [19]. Also in 1997 Mctaggered et al have reported a 
Figure 1.15 Implementation of PD 
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transceiver that works at 1.0625GHz . The VCO is a ring oscillator with differential delay 
cells. The PFD that works at 106.25 MHz makes use of 10 phase-shifted versions of the VCO 
output signal. The PFD was implemented using D-FFs followd by XOR logic gates as shown 
in Figure 1.16. The circuit was built using a 0.5µm CMOS process [24]. 
In recent years the demand for high speed circuits and high speed PLLs has increased. 
As the speed of operation of the circuit increased the limitations on the allowed phase noise 
or timing jitter have become more stringent. Jitter models and jitter analysis for the ring VCO 
that use differential delay cells were published by Todd and Gray [11], [21] The timing jitter 
analysis in the PLL considering all jitter sources was studied by Gray and Kim [11], [12] in 
1994. The jitter model for the PLL is shown in Figure 1.17. The optimum loop bandwidth to 
••• 
• I 
• .. • .... 
,. . -..... 
.. 
• • 
I 
I 
• 
" . ~·-Slg,nll..,• 
" .,. • .... • 
Figure 1.16 Implementation of clock recovery circuit (figure reproduced from [24]) 
Kd 
()_ VCO OutputNoise 
NVCO 
19 
VCO with gain Kv 
Figure 1.17 Jitter model for PLL 
minimize the jitter was derived recently by Kim in 1998 [12]. The clock and d~ta recovery 
circuits based on the phase detectors and VCO's of Figures 1.13, 1.15, and 1.16 used a charge 
pump to convert phase information to a current output. They were essentially all most of high 
speed VCO structures reported recently were implemented using differential delay cells in 
ring oscillators implemented in CMOS sub-micron technology. 
1.5 Summary 
In this chapter the basic PLL architecture and its basic transfer characteristics were 
reviewed. Basic types of PDs and PFDs and their characteristics have been summarized. 
Previous work in PLLs and clock recovery circuits was highlighted. The next chapter will 
include more details about the PLL linear analysis, and a new PFD will be introduced. 
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CHAPTER 2. PLL LINEAR ANALYSIS, AND 
INTRODUCTION TO THE PROPOSED PFD 
This chapter will provide some basic details regarding the PLL model and the small 
signal analysis. The small signal analysis for a charge pump based PLL will be given. Also in 
this chapter I will discuss our technique for the phase and frequency detection on a traditional 
analog model. An advanced model as a hybrid (analog and digital) circuit will be discussed 
for this method. Finally the characteristics of our phase/frequency detector will be specified 
and discussed. 
2.1 Analog phase locked loop (APLL) small signal model 
The PLL circuit has the basic architecture shown in Figure 1.1 and repeated in Figure 
2.1 for convenience. As discussed in Chapter 1, The analog phase locked loop (APLL) small 
signal analysis leads to the transfer function 
(2.1) 
Where 0in is the phase of the input signal and 0 out is the phase of the VCO output carrier, 
F(s) is the loop filter transfer function, Kpd is the phase detector gain, and Kvco is the 
voltage controlled oscillator (VCO) gain. Both Kpd and Kvco are constants. The loop gain is 
dm 
defined as K = Kvco · K pd , and the VCO gain is defined Kvco = -- . The VCO control 
dVcntrl 
voltage at the output of the loop filter will be 
and the VCO output phase will be 
0out(s)= Kvco ·Vcntrl(s) 
s 
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If we assume a general first order loop filter with the transfer function 
(2.2) 
F(s)= a·s+b 
c·s+d (2-3) 
where b/d is typically much than ale. In this situation, the loop filter bandwidth 1s 
approximately die. Then the loop transfer function will be 
() K•a.·s+K·b H s =----------
c · s2 + (d + K · a )s + K · b (2.4) 
If we write the denominator, c · s 2 + (d + K · a )s + K · b, in the form s2 + 2~ wns + wn then 
we get 
(2.5) 
0,. - 0,ut K,d !:,.0 v,m1 
PD - Loop Filter ------:3>- Voltage Controlled -/ Oscillator (VCO) -Mixer (LPF) 
000, 
c,.0 = 0,,; 0°"' 
Figure 2.1 Basic analog PLL 
~= 1 d+K·a 
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(2.6) 
wn is the natural frequency of the system, and is the damping factor. Usually is greater 
than 0.5 and preferably equal to 0.707 to provide an optimally flat frequency response. The 
linearized analysis describes the loop dynamics accurately when it is in lock [3]. The range of 
input signal frequencies in which lock can be attained eventually is defined as the capture 
range. The time required to attain lock can be approximated by [l], [3] 
where 
Q=--
d+K·a 
c2 
f OC---~--
acq (d + K · a)(K · b) 
(2.7) 
(2.8) 
(2.9) 
wn has to be in the range that the VCO can produce. From Equation 2.9 we can reduce the 
acquisition time by increasing the loop filter bandwidth, or by increasing the loop gain, K. 
Once lock is attained, as long as the input signal's frequency changes only slowly it will 
remain in lock over a range that is much larger than the capture range [2]. The maximum 
excursion of the VCO's frequency away from it's free running frequency (lock range) is 
given by 
(2.10) 
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where K 1P is the DC gain of the loop filter, in our case K 1P = ! . From Equation 2.10 the 
lock range can be increased by increasing the loop gain, K, or by increasing the loop filter 
DC gain. The PLL will track the input signal as long as the frequency of the input signal 
doesn't exceed the lock range. 
2.2 Phase locked loops (PLLs) with charge pump 
Phase locked loops incorporating sequential logic Phase/Frequency detectors (PFD) 
have been widely used since the beginning of the 1970s. Reasons for their popularity include 
extended tracking range, frequency aided acquisition, and low cost [3], [13]. A charge pump 
usually accompanies the PFD. The basic charge pump PD is shown in Figure 1. 7. and is 
repeated in Figure 2.2. This phase detector will either inject, subtract, or leave alone the 
charge stored in the lowpass filter. In this circuit the low pass filter is of second order. When 
P.Voo 
UP Ich 
loop Sl 
0 filter 
DN )S2 
Vout 
PFD :::r Io 
B 
Tep 
0 '> Tc 1r,~ ·,R i. ----
--
Figure 2.2 Sequential PFD with charge pump circuit and loop filter 
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control signal UP is high and control signal DN is low only switch Sl will be closed, !ch 
flows into the LPF capacitor increasing the output voltage, Vout . When the control signal UP 
is low and control signal DN is high only switch S2 will be closed and ldch flows out of the 
loop filter decreasing the output voltage, Vout. If I ch= I dch, then when the two signals are the 
same there will be no net change in the charge stored in the loop filter. Because of the 
switching, the charge pump PLL is a time varying network; an exact analysis must take 
account of the time variations of the circuit topology. For the small signal analysis the 
assumption is made that the frequency of the VCO in the PLL changes by only a very small 
amount during each cycle of the input signal, with this assumption we will be interested only 
in the average behavior over many cycles [l], [13]. Typical waveforms of a charge pump 
phase comparator are shown in Figure 2.3. At each leading edge of Vin, Sl turns on which 
causes a current I ch to flow into the filter. This causes an increase in the output voltage 
across C P • If C is small compared to C P , the change in the output voltage across C P will be 
given by 
Ll V = LiQCp Jch Lit 
Cp C C p p 
The average current flowing into the low pass filter will be 
Li<I>in 
/avg =--Jch 
2n 
. (2.11) 
(2.12) 
By definition, the average charge pump current is related to the phase detector gain K pd by 
[1], [13] 
(2.13) 
25 
L 
Awin 
UP _n~ _ ____,n'-----
DN 
2n 
-~ Time 
Figure 2.3 Timing diagram of charge pump as a PFD 
So the average phase detector gain will be [3], [13] 
K = /ch 
pd 277: 
If C=O, the loop filter becomes first-order and the transfer function of this filter is 
(2.14) 
(2.15) 
Using the loop filter terminology of the previous section we end up with 
a = C pR; b = l; c = C P; d = 0, and the transfer function of the loop will be 
H(s)= K·RCP ·s+K 
Cp •s 2 +(K ·RCp)s+K 
(2.16) 
From the equations of Section 2.1 we find out that the loop natural frequency, damping 
factor, and Q factor are given by 
(J) =ff; n C p (2.17) 
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(2.18) 
(2.19) 
From. the above equations one will be able to determine the lock range, the acquisition time, 
and the loop bandwidth. Those parameters and the stability of the circuit will be affected by 
the choice of the values of I ch, C P and R. 
2.3 The phase/ frequency. detector 
2.3.1 Review 
In the traditional APLL the phase detector is multiplier as shown in Figure 2.4. If the 
input signal is X in = Vin cos(mit + 0i.) and we have a local oscillator with the signal 
X 10 = cos(mit + 010 ) then the output of the multiplier will be 
(2.20) 
Using a low-pass filter (LPF) with unity low frequency gain we get-rid of the high frequency 
component and we end up with v =.!..v cosf0. -0 ) . This holds the information about the 
out 2 m ~m lo 
LPF 
L--E------J 'u 
vco 
Figure 2.4 Traditional APLL. 
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phase difference between the two waveforms. 
To enhance the speed of operation of the traditional PLL there are different 
approaches like using dual loops to reduce the acquisition time. This approach was used in 
the Costas loop circuit where we use two loops and a 90 degrees phase 
shift circuit, a Hilbert transform filter, to double the loop gain as shown in Figure 2.5. Due to 
the 90 degree phase shift between the VCO output signals we need to subtract the two error 
signals because they will have opposite signs. 
el 
Vout + 
e + 
xin 
e2 
Figure 2.5. The Costas loop. 
If both loop filters have unity DC gain, the control voltage at the output of the adder will be 
[5], [6]. 
(2.21) 
where 01o is the phase of the VCO output. Another approach to enhance the speed of the PLL 
is by adding a frequency detector. The output signal of the frequency detector will be the 
dominant when a big frequency or phase difference exists. Once the two signals become of 
the same frequency, the output of the phase detector will become the dominant control signal. 
The addition of the frequency detector results in increasing the speed of lock enormously, 
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el 
+ 
+ 
xin vco 
e2 
Figure 2.6 Dual loop with PD and FD. 
this property is called the aided acquisition. The PLL with both PD and FD is shown in 
Figure 2.6. 
3.2.2 The proposed detector 
The proposed PFD is based on the concept of having dual loops as shown in Figure 
2.7. In this circuit we generate phase lead and phase lag versions of the VCO output signal 
using the +8 and -8 phase shifters. These outputs are then mixed with the input waveform, 
and passed through identical upper and lower lowpass filters, (LPF) to generate error signals 
el and e2. Finally we subtract these two error signals to provide the control voltage for the 
VCO. If we have an input signal Xin = Vin cos(cvint+eiJ, and a sinusoidal oscillator output 
V1o cos( cv10 t + 010 ); then it can be shown from a simple manipulation of trigonometric identities 
that the error signal e, (the VCO control voltage), will be [20] 
e = e1 -e2 
e = Kzp V;n Vz0 [cos(L\cv t + L\0 - 8) ] 
2 -cos(L\cv t + L\0 + 8) 
e = K1pVin V10 sin(Mot + L\0 )sin(8) 
(a) 
(b) 
(c) 
(2.22) 
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Figure 2.7 The Proposed PFD basic architecture. 
where K1P is the low pass de filter gain, ~co= (co;n -co1J ,and ~0 =0;n -01o. Signals el and e2 
are the control signals in the two loops. The error signal e will be zero when both frequency 
and phase differences are zeros. The equivalent phase detector is monotonic in the range 
[-7t/2, 7t/2]. The phase detector is sensitive to both frequency and phase variations. The 
sensitivity of the phase detector can be increased by choosing 8 to be as close as possible to 
7t/2. 
The implementation of this concept can be simplified if we are using a ring oscillator 
to implement the VCO since different phase shifted versions of the local oscillator output to 
provide the +8 and -8 phase shifts are inherently available. An implementation of the PFD 
with a ring VCO js shown in Figure 2.8, where the multipliers are replaced by 2-input AND 
gates. The VCO .is constructed using differential delay cells. The lowpass filters and the 
subtractor are realized with a charge pump driving a charge storage capacitor in the loop 
filter [20]. An input sampler is used to allow us to deal with both RZ and NRZ binary input 
and to pinch the input transitions to the detector between the transitions of the leading and the 
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lagging outputs from the oscillator. This sampler is implemented by a pass transistor logic 
And gate. 
Typical error signals are shown in Figure 2.9.a, and Figure 2.9.b. In those figures we 
assume that the loop is initially locked then a small variation in the input data frequency 
loop 
filter 
H(s) 
Charge 
pump 
'--e-c>----j Bias 
Sampler 
-,5 8 out 
vco 
em 
eout 
+o 
Buffer 
Figure 2.8 Implementation of the proposed PFD as a digital circuit. 
occurs. It is clear from the figures that if the input data frequency becomes higher than the 
oscillator frequency (Figure 2.9.a) then the pulse width of signal el increases, while the e2 
signal pulse width becomes narrower. If the input data frequency becomes less than the 
oscillator frequency (Figure 2.9.b) then the pulse width of signal el decreases, while the e2 
signal pulse width becomes wider. The area under the curves of the two error signal pulses 
are subtracted from each other in the charge pump circuit creating an increasing oscillator 
control voltage if T;n becomes less than T,,0 , and vise versa, where T;n is the input data period 
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I 
I 
I I L Lagging I 
el 
e2 
(a) 
t,:-of' I 
In.put 
Leading 
Lagging 
el 
e2 
(b) 
Figure 2.9 proposed PFD timing diagram for (a) increase and (b) decrease in input frequency 
and Tio is the local VCO period. Analytically, after a change in the data frequency timing of 
error signals and the error voltage at the output of the charge pump are given by 
e1 = U (t-Tin - </J ) -{t- 3; 0 +8) 2.a 
e2 = u (t -Tin - 8 ) -{ t - 3'.in - </J) 2.b (2.23) 
e = :~: {%(T10 -Tin)-2</J } 2.c 
where e is the err9r voltage at the output of the charge pump, and <I> is the instantaneous phase 
shift between the .rising edge of the input data, and the rising edge of the output of the VCO. 
C P is the charge storage capacitor at the output of the charge pump circuit. The loop will be 
inherently open during the part of each period when the error signals el and e2 are zeros. 
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In Figure 2.10.a and Figure 2.10.b we show the timing error signals for the case 
where an instantaneous phase shift occurs at a certain instant, which describes the operation 
of the circuit as pure phase detector. It is interesting to notice that the two error pulses are not 
simultaneous, and their widths move in opposite directions. The first note makes the gain of 
the phase detector to have different values over the allowed range of phase error. In Figure 
2.3.8, we show that the gain of the detector is proportional to the sum of the charge current 
and discharge current divided by the value of charge storage capacitor for the phase error in 
the range -8 to +8, which is almost twice the traditional phase detector gain. While in the 
phase error range from -n+8 to -8 and in the range from 8 to n-8 the phase detector gain will 
be proportional to the difference between the two currents. This behavior is the opposite to 
the behavior of the traditional state machine PFD that have very low phase detector gain 
around zero phase error and larger gain for large phase errors. The second note shows that it 
is never been the case that the width of the two error pulses decrease to a very narrow width 
simultaneously which makes the detector dead zone free. This property will reduce the jitter 
in the circuit. As mentioned above the loop will be open when both error pulses el, and e2 
have zero level. So on the average the loop will be open for half of the period of high level 
input data, and will also be open over the period of time when the input has a low level. In 
this situation, on the average, the loop will be open for 75% of the time of operation. The 
equations above show that the detector used is sensitive to both frequency and phase 
variations. The net integral error will be zero when both Tz0 -Tm = o, <fJ = o. Since the NAND 
logic gate is the fastest gate present, and since this PFD is constructed from two And gates 
followed by a charge pump circuit, this architecture is faster than the traditional PFD circuits. 
Also, as shown in. Figure 2.9, this PFD makes a double check on the timing of every input 
I tref 
' 
Input 
VCOoutpu~ 
Vleading_J 
'Viagging-~ 
el 
e2 
V , 
lagging 
el 
e2 
I tref 
' 
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L_ 
(a) 
(b) 
Figure 2.10 Proposed PFD timing diagram (a) lag (b) lead instantaneous phase shift 
Pulse. In fact it compares the relative positions of both the rising and falling edges of the 
input pulse with those of the VCO output waveform. The phase detection in this manner 
makes detector operation to be unaffected by reference pulse width variation as long as this 
pulse width variation is symmetrical around the pulse center. In Figure 2.11 the reference 
pulse width becomes narrower than the nominal width. Pulse width narrowing in this manner 
can occur due to channel limited bandwidth. The Figure 2.11 shows that both control pulses 
el and e2 will become narrower by the same amount which will not affect the operation of 
the phase detector. The characteristics function of the PD including the charge pump circuit 
Input 
,-
1 
Vleading 
v1 . aggmg ----< 
el 
Figure 2.11 Case of input narrow pulse 
is shown in Figure 2.12 for the case when Il=I2. In case of Ich>lach and at lock the pulses of 
e2 will be wider than the pulses of el. This case has an advantage that when implemented in 
a clock recovery circuit, the circuit will start faster, but it will introduce a DC phase shift 
between the input signal waveform and the output of the VCO. The opposite case is also 
possible 
-11+0 -6 1t+6 21t-6 
6 1t-6 \_J I I A<I> 
Figure 2.12 The Phase detector characteristics 
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2.4 Summary 
In this chapter PLL transfer function and properties ~e shown. Linear analysis for the 
traditional PLL and the charge pump based PLL are also demonstrated. A new PFD is 
introduced as an analog circuit. A digital implementation of the PFD including timing 
diagrams that describes the operation of the detector ll!e presented. The proposed PFD 
characteristics are highlighted. Next chapter will include design and implementation of the 
PFD and other sub-circuits in the clock recovery circuit constructed to demonstrate the 
operation of the proposed PFD. 
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CHAPTER 3. CIRCUIT DESIGN AND REALIZATION 
This chapter will provide some details regarding the implementation of the lead/ lag 
phase/frequency detector (PFD) and the PLL described in the previous chapter. A transistor 
level description for the circuits used in the proposed clock recovery circuit to implement the 
VCO, the loop filter, and the replica biasing circuit is described. A temperature compensation 
technique is used to overcome the effect of the temperature variation on the circuit operation. 
The use of the clock recovery circuit to implement a data recovery circuit is also described. 
3.1 Realization of the PFD 
The proposed lead/lag PFD implemented in a clock recovery circuit is shown in 
Figure 2.8 and is repeated here in Figure 3.1. In this figure it is assumed that the input data is 
single-ended. 
At high frequencies the input data is often differential such as that in fiber optics 
transceivers. We thus need to either create fully differential implementations of all of the 
blocks in Figure 3.1, or make a differential to single-ended conversion some where in the 
loop. In the later case, the performance of the differential to single-ended conversion 
becomes critical. For simplicity I will use a front-end circuit to convert the input differential 
data to single-ended needed. In this conversion, I will assume fiber-channel standards with a 
high DC level and around one volt peak swing as an input. This will be converted to standard 
CMOS logic format with 50% duty cycle. A circuit proposed by Maneatis [3] is shown to be 
able to do this job. The circuit schematic is shown in Figure 3.2. The circuit contains two 
regular differential pairs connected in parallel followed by a differential pair without a tail 
loop 
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Figure 3. l Digital implementation of the proposed PFD in a clock recovery circuit 
Figure 3 .2 The schematics of differential to single ended converter 
current source. The later step makes it suitable to provide a wide swing, rail to rail, output 
signal. Circuit sirp.ulation for this converter will be provided in Chapter 5. The output of the 
differential to single ended circuit is passed through two ratioed inverters to reduce rise and 
fall times. It is then feed into the sampler. The sampler at the input of the circuit is an AND 
gate implemented by two transmission gates as shown in Figure 3.3. The sampler is 
controlled by the differential output of the VCO clock which is denoted. by elk and elk. The 
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sampler allows us to pinch the input signal transitions between the leading and the lagging 
versions of the VCO output and allows us to deal with a NRZ data format. The AND gates 
used in the PFD are traditional static NAND gates followed by CMOS inverters. The 
sampler, the AND gate, and the biasing generator schematics for the circuit of Figure 3.1 are 
shown in Figure 3.3. Equivalently the sampler can be implemented by a static AND gate. 
Clk 
l_ 
A 4 B4 
Q 
A~ 
B~ 
----
ca) 
Clk 
(b) (c) 
Figure 3.3 The schematics of (a) biasing generator, (b) the sampler, and the (c) AND gate 
The PFD also includes a charge pump circuit. A transistor level charge pump 
implementation with the loop filter is shown in Figure 3.4. The loop filter is composed of R 
and Cp Transistor Ml will be off, and M2 will be on when the error pulse el is a high, and 
transistor MS wiU charge the loop filter capacitor. Transistor M4 will be off, and M3 will be 
on when the error pulse e2 is a high, and transistor M6 will discharge the loop filter 
capacitor. Because of the switches present between the charge pump and the loop filter it can 
be observed that if the input data is a stream of successive low level bits the error pulses will 
have zero level and the loop will be open. When the input is a stream of successive high level 
bits the circuit will actually feed the output of the VCO to the phase detector resulting in a 
period of el being equal to that of e2. If charging and discharging currents are equal, the 
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MS 
I+ 
M3 
Vp 
Figure 3.4 The charge-pump circuit. 
VCO control voltage will ideally maintain a constant average. In both cases no change will 
occur on the output frequency or phase. 
My goal will be to design this circuit for operation at alGHz input frequency or 
higher with temperatures up to 100 C using a 0.6µm. CMOS process. This means that we are 
approaching the fundamental switching speed limit that we can reach with this process. 
While doing the layout for a circuit that will work in those conditions, we will try to reduce 
the effect of the parasitic elements as much as we can. The layout was done using inter-
digitized structures for large transistors, dimension > 50A, to reduce the effect of wafer 
properties variation over the die area, and the active area was shaved around the contacts to 
reduce the drain and source areas as shown in Figure 3.5. The number of contacts used 
depends on the maxim.um. current density that will pass through the transistor in the worst 
case, highest temperature of operation. 
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Figure 3.5 Reduced area transistor layout 
3.2 Clock recovery circuit design 
As shown in Figure 3.1 the clock recovery circuit contains the PFD described in the 
previous section, the VCO, the loop filter, and the bias generator circuit. First the VCO 
structure will be described and later on the modifications that enhance performance will be 
discussed. Because of its integrability on chip and its low cost, the ring VCO is widely 
adopted in the realization of the high speed PLLs, even though it produces more jitter than 
the LC-tank oscillators. The ring VCO consists of delay cells or inverters in a ring as shown 
in Figure 3.6. If we are using single ended inverters then the number of inverters in the ring 
must be odd, but if the inverter delay cells are differential then the number of delay cells can 
be either odd or even. The frequency of oscillation can be approximated by [11], [22] 
1 1 
fzo =-=--Tzo 2Ntd (3.1) 
where N is the number of delay cells in the ring and td is the nominal delay period of the 
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Figure 3.6. General structure for ring oscillators 
delay cell. Differential delay cells are generally more immune to the power supply noise [3] 
than single-ended structures. 
In our circuit the VCO has been implemented using differential delay cells. The 
delay cells are the same as those reported in [3], [4], and [7]. Those cells have symmetric 
load PMOS transistors. The delay cell is shown in Figure 3.7. If the circuit is designed so all 
transistors are in saturation, the small signal transfer function of the delay cell is 
(3.2) 
where V0s is the ,single ended output voltage and Vw is the differential input voltage. If we 
assume the loss g mz is sufficiently large to maintain a nearly sinusoidal oscillation frequency, 
it can be shown that the frequency of oscillation is given by the expression 
F =-1 .b&_sin/n/) 
Jzo 2n 2CL ~/N (3.3) 
where N is the number of stages in the ring oscillator. Since 8mi is linearly proportional to 
the excess bias, Vc,o - Vr, of the transistor that provides the tail current in the differential pair, 
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Figure 3.7 Differential delay cell 
it can be shown that f 10 is linearly proportional to the control voltage Vp. So we can increase 
the frequency of ,oscillation by increasing Vp which will increase the radius of the circle on 
which the VCO poles lie and will shift this pole locus circle horizontally to the left. 
Correspondingly reducing Vn will shift the pole locus circle back towards the origin. This 
will give a better spectral purity of the VCO output. 
The biasing circuit shown in Figure 3.3 is used to generate the control voltage Vn 
from Vp. This biasing circuit is the same one presented in [3],[4], and [7]. Single ended 
outputs are needed to derive the multipliers (AND gates). A single-ended output is obtained 
by using a regular differential pair followed by two inverters as a buffer. The buffer circuit 
schematic is shown in Figure 3.8. 
The VCO was designed using 5 differential delay cells. In the implementation 
discussed in Chapter 5, the VCO can produce output oscillation frequencies in the range from 
680MHz-l.35Gl{z in a 0.6µ CMOS process. 
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The loop filter is simply a resistor in series with a capacitor as shown in Figure 3.9. 
The transfer function of the first order lowpass filter (LPF) is given by 
(3.5) 
The loop filter capacitor should be large enough so that we can neglect the effect of the VCO 
input capacitance. A small signal analysis will lead to the same transfer function for the PLL 
as was descried in Chapter 2. The filter parameters R and Cp should be selected such that the 
system will be stable with an acceptable phase margin and the loop bandwidth has a value 
that will reduce the jitter effect. 
Figure 3.8 The buffer schematics 
Figure 3.9 The loop filter. 
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3.3 Temperature compensation 
As mentioned before we are approaching the maximum speed of operation in a 0.6µ 
process. This necessitates managing the temperature variation effects on the operation of the 
circuit. Temperature increases tend to reduce the transconductance, gm , of all the transistors 
in the circuit which results in slowing down the speed of operation of all circuit components 
like the VCO and the PFD. For example, simulation results show a design which provide a 
maximum frequency of oscillation for the extreme setting on the bias generator with five 
delay cells of 1.35GHz at the nominal temperature, 25 C drops to 1.2GHz at 100 C-for the 
same control voltage. To overcome the temperature variation effect on the speed of the 
circuit, a temperature sensor was built and the VCO delay cell has been modified so that the 
delay cell control will have two inputs, one from the PFD output, and one from the 
temperature sensor. The modified delay cell is shown in Figure 3.11. The additional control 
inputs are Vtn and Vtp will come from a second bias generator. The temperature sensor will 
provide a DC voltage that generates half of the bias current needed to put the VCO around 
1GHz. The PFD will drive the first bias generator to provide the other half of the bias 
current. As the temperature goes up the temperature sensor DC voltage will increase to help 
the VCO sustain the same frequency of oscillation. A second temperature sensor is connected 
to the charge pump circuit to increase the gain of the charge pump with temperature since at 
higher temperatures larger control voltage variations are required for the same frequency 
variation. The temperature sensor is based on two diode-connected transistors from the same 
type between the.supply voltage, Vctct, and ground as shown in Figure 3.10. From Figure 3.10 
we note that 
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(3.6) 
By assuming the transistor satisfy the square law relationship and neglecting y effects we 
obtain the expression 
(3.7) 
By straight mathematical manipulations and by taking the derivative with respect to 
temperature we end up with 
(3.8) 
Figure 3.10. Temperature sensor with amplifier 
From the equation above it follows that we can build a positive or negative temperature 
coefficient circuit depending on the ratios of the transistor sizes. For our implementation the 
amplifier in Figure 3.10 is a traditional differential pair. The other side of the differential pair 
is connected to a fixed voltage generated by equal size diode connected transistors since this 
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structure has zero temperature coefficient. The ratio between the sizes of transistors Ml and 
M2 should be large enough to overcome the effect of the reduced amplifier gain at high 
temperatures. 
The temperature compensation inputs are V tn and. The amplified temperature sensor 
output is connected to a bias generator to provide the temperature controlled voltage V tn from 
the temperature controlled voltage V tp. This new bias generator is a replica biase generator 
shown in Figure 3.12. The temperature compensation circuit doesn't eliminate the 
temperature variation effects completely but does reduce the effects of temperature. 
Simulation results are presented in Chapter 5. 
V- o 
out 
V+ out 
Figure 3.11. The modified delay cell. 
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Figure 3.12 The replica biasing circuit 
3.4 Data recovery implementation 
The clock recovery circuit shown in Figure 3.1 and described in this chapter can be 
easily modified to perform data recovery task. In Figure 3.13 a block diagram describing a 
possible data recovery circuit implementation using a previously designed clock recovery 
circuit is shown. The problem with this implementation is that we need the delay period of 
the delay unit to be exactly equal to the propagation delay of the register used to recover the 
data. The implementation for the data recovery can be simplified by using the available phase 
shifted versions of the VCO output. The implementation is shown in Figure 3.14 where we 
use two data registers, The first regular one is used to recover the data. The second data 
register is the same as the previous one but modified to become double edge triggered 
register and it is used to make the VCO output sample it's phase leading version which will 
reproduce the VCO output but shifted by the propagation delay of the data register. The VCO 
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Figure 3.13 Proposed implementation of data recovery circuit using clock recovery circuit 
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Figure 3.15 A fast dynamic D-flip flop 
shifted version should lead the VCO output by a period larger than the setup time of the flip-
flop. The schematic of a GHz flip flop is shown in Figure 3.15 
3.5 Summary 
In this chapter a fast clock recovery circuit was introduced. A transistor level design 
and description of the PFD including a charge pump circuit, sampler, bias generator, loop 
filter and VCO were presented. A temperature compensation technique was described. An 
implementation of a data recovery using the clock recovery circuit was presented. 
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CHAPTER 4. INTRODUCTION TO TIMING ERRORS 
Timing errors is an important issue for data recovery circuits especially for high 
speed of operation. This chapter summarizes recent results from the literature on analyzing 
timing errors in high speed PLLs. It is presented for completeness. The only substantive 
difference between what is presented here and what appears in the literature is the straight 
forward change in the active load of the delay cell from one transistor operating in the triode 
region to two similar transistors operating in the saturation region. 
4.1 Introduction to timing errors 
Data transfer rate or processor cycle period can be limited by timing errors present in 
the system and in the timing circuits that used for clock recovery, or frequency synthesis 
[21]. As an example the maximum speed of system clock can be written as a function of the 
setup and hold ti:rpe and the timing error in the system, !::it error, as 
f max 1 . Timing errors encountered in electronic systems can be classified by four 
f sh + /::it error 
categories [21]. 
1- Random phase variations, timing jitter, result from thermal noise. 
2- Systematic phase variation due to interfering signals from else where in the system. 
Interference can occur by coupling of power supply or substrate noise to clock or 
oscillator signal. 
3- DC timing errors, offsets in phase or frequency which results in clock skew. 
4- Phase or frequency drift due to temperature variations, and glitches in power supply. 
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In our design we have shown in Chapter 3 how to take care of temperature variation effects 
on the operation of the whole circuit. Moreover the VCO architecture with its differential 
delay cells and replica-biasing scheme is reported by several published work to be 
independent on the supply noise and process variations. In fact a mismatch in one of the 
delay cells of which we connect there output for edge comparison will result in a DC phase 
error, phase shift, when the circuit is locked, which is the same effect observed if we have a 
mismatch in the charge pump currents. A possible solution for this error is to make one of the 
charge pump currents a sum of two currents one of which can be adjusted while applying a 
training reference to the circuit. A mismatch in the other delay cells that are not between the 
mentioned delay cells will not affect the operation of the detector. So the main source of 
error in our circuitry is the random phase noise or timing jitter. 
4.2 Introduction to jitter analysis 
4.2.1 Overview 
As mentioned before the demand on high-speed circuits have been increased recently 
especially for the input/output (I/O) interfaces, and processors. Higher speed of operation in 
the PLL requires better performance from the VCO and the overall PLL [3], [10]. The ring 
VCO is adopted because it is attractive from an integration point of view, but it suffers larger 
timing jitter than the LC-tuned oscillator [12]. The loop jitter is mainly affected by the 
internal noise sources such as the VCO, the PFD, and also by the loop bandwidth selections 
[12]. Jitter in the VCO is usually the dominant contributor for frequency synthesis 
applications [10], [21]. In clock recovery applications there is often a significant amount of 
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jitter from. the input source as well as the VCO [10], [12]. A narrow bandwidth PLL rejects 
the input jitter but doesn't correct VCO timing errors as quickly. A wide bandwidth PLL can 
correct the VCO errors more quickly but leaves the system. input jitter unlimited [10] [21]. 
High frequency transceivers that work around 1GHz use a clock recovery circuit with the 
VCO of the PLL running at a division of the data frequency have been reported [4], [24], 
[25], even though this approach results in reducing the dissipated power, and allowing the 
use of slow phase detectors, but it results in a high phase noise, jitter, which results in a high 
bit error rate. The lower the frequency of oscillation we have the higher the amount of jitter 
we get [21]. Moreover the frequency division by a factor M will boost the phase noise by 
factor of MA2 when referred to the output [21]. To simplify the analysis flicker noise is 
ignored because of its 1/f nature, and shot noise is negligible because of the small CMOS 
leakage current. Therm.al noise is considered the dominant device noise [21], [23]. Timing 
jitter is the time domain characterization of the phase noise. The model for various jitter 
sources in the PLL is shown in Figure 4.1 [21]. The response to phase errors injected by the 
VCO can be determined by 
(4.1) 
K (s +-r) 
Where K = KpaKvcoKJ and F(s) = 1 , K1 is the loop filter DC gain. In terms of the 
s 
1 loop filter described in Chapter 3 K 1 = R and -r = -- . As mentioned above the jitter 
RCP 
contribution of the PD and the loop filter are 
insignificant if com.pared to the jitter injected by the VCO and the input reference. The 
response of the loop to phase errors injected by the reference, input, data can be determined 
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Figure 4.1 Linearized small signal model with noie sources 
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(4.2) 
To describe the jitter injected by the VCO we have to describe the jitter at the output of the 
delay cell first. 
4.2.2 Jitter analysis for the delay cell 
Cycle to cycle jitter is measured as the root mean square (r.m.s) variation in the 
output period of the oscillator. The delay cell has a nominal time delay t d and timing error 
Md. For N stage ring VCO the nominal period will be T = 2Ntd [11], [22]. The differential 
delay cell with tr~nsistors thermal noise sources are shown in Figure 4.2. The power spectral 
density of thermal noise current source is given by = 4KTy gji, for a transistor in the 
saturation region, and by i,: = 4KTy g",fi..f for a transistor in the triode region. The constant y 
Ml 
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M7 r f>-----'---~4 
2 
Figure 4.2 Delay cell model with transistor thermal noise sources 
depends on the technology used, is considered in most cases to be equal to one, K is 
Boltzmann's constant, and Tis temperature in Kelvin. The nominal time delay of the delay 
cell is approximated by 
(4.3) 
where lss is the slew rate, and Vsw =1 Volt for similar structures [21], [22], CL is the 
CL 
equivalent capacitance at the output of the delay cell, and I ss is the tail current of the 
differential delay cell. Voltage error, LiVn, due to timing error Md at switching instant is 
dV dV I 
Li V = Lit --0 where --0 = _§§_ 
n d dt dt CL 
It is assumed that the next stage will begin switching when the differential output voltage 
reaches zero as shown in Figure 4.3 the variance of the timing jitter is 
- --I 
flt 2 = fl V 2 _§§_ 
d n C 
L 
The single stage figure of merit is defined as 
flt 2 fl V 2 d n ----
2 yz 
td SW 
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(4.4) 
(4.5) 
As a simplifying assumption we assume that we have constant noise sources so that the 
output voltage error variance at nominal switching time can be written as 
i::,.V2 
i::,.t2= -~n __ 
d 2 
(Slew rate) 
Figure 4.3 representation of the timing/voltage error relation 
-- = 7 -
flVO~ = J:l>~i(J)IHi(Jt df (4.6) 
o i=l 
Note that the phase noise of transistor M5 is neglected because it is a common mode signal. 
Moreover the effect of transistors M6 and M7 is included with transistors Ml and M2 since 
gm 12 ""gm 6 7 Also load transfer function, H(f), at the output of the delay cell is given by , ' '' 
(4.7) 
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Which is a resistor RL in parallel with a capacitor CL. So voltage noise variance, power, at 
the output of the delay cell due to thermal noise of transistors M3 and M4 is 
~vz - =f 4KTy RL 
on3,4 - 3gm l+ 2 . JR C 0 j1[ L L 
Since 
1 
Jo = J3dB = 2n R C 
L L 
then 
for transistors Ml and M2 
2 
dJ 
= 2 
~v2 =2f4KTv RL dlf 
onl,2 .LI lg m,l l + 2 . JR C 0 ]11: L L 
(4.8) 
(4.9) 
(4.10) 
(4.11) 
Applying Equation 4.9 and the fact that g 1 = -1- and adding the two voltage error variances m, R 
L 
we get the total error variance in the differential output as 
(4.12) 
The factor 2 in Equation 4.12 is to include the noise effect of transistors M6 and M7. From 
figure of merit defined earlier we can write the timing error variance of the delay cell as 
shown below 
(4.13) 
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4.2.3 Jitter in VCO, and PLL 
To determine the jitter injected by the VCO in the PLL some assumptions are adopted 
to simplify the analysis. First the VCO and reference jitter are assumed to be white gaussian 
in nature with zero mean [21], [12]. Moreover the noise sources in successive delay cells are 
independent. So the cycle to cycle timing jitter variance injected by the VCO equals 
(4.14) 
For multiple cycles of oscillation the total timing error variance relative to reference 
transition at time t=0 is given by 
(4.15) 
The previous eqt1ation shows that we have a linear accumulation of timing jitter. It is shown 
in some publications [10], [12], [21] that the loop acts to correct the resulting phase error. 
The timing error will be reduced with a settling time inversely proportional to the loop 
bandwidth. So 
A 2 2 A 2 
D.f PLL = a D-fvco (4.16) 
where a= wref 
2WPLL 
and WPLL = K pJKvcoK f which is the loop bandwidth [12]. An 
optimization of the loop bandwidth to minimize the total r.m.s jitter is done by Kim et, al, 
[12] and the optimal bandwidth obtained is 
1 w =-
OPT NT 
t,_fref,rms + (I_] Af.3,rms 
M 2n Kpd 
(4.17) 
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AV4 , A/3 are the noise r.m.s values for the loop filter and the phase detector respectively this 
noise contribution is insignificant as mentioned before, so if we take into consideration the 
jitter due to VCO and reference input jitter only then the optimum loop bandwidth will be 
Won=-1 ( At d,rms J 
T At ref,rms 
(4.18) 
N=M=l in our case where M and N are the frequency division performed on the input signal 
frequency and VCO frequency respectively. It is shown by Kim et, al, [12] from practical 
measurements that at frequency of 900J\11Hz At ref,rms = SA tvco,rms which results in W0 PT = -1-ST 
4.3 Summary 
In this chapter the systematic and random timing errors have been discussed. The 
jitter analysis in the PLL has been investigated starting from the jitter in the delay cell due to 
device thermal noise, and proceeding to the jitter in the VCO. Finally the jitter in the PLL 
due to the jitter inserted by the VCO and the input signal jitter has been derived. The 
optimum loop bandwidth to minimize the PLL jitter has been investigated. 
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CHAPTER 5. SIMULATION RESULTS 
The complete clock recovery circuit schematic and layout are shown at the end of this 
chapter. The circuit was designed using 0.6µm Nwell CMOS process available through 
MOSIS and designated as HP process. Process model parameters appear in the appendix. 
Transient simulation was performed for the circuit using level 13 model and the HSPICE 
simulator. Unless stated, all simulations were for the nominal process parameters operating at 
a nominal temperature of T=25C. Realistic drain and source areas and perimeters were 
included for all devices to model the parasitic capacitors. 
/j_(j) 
The VCO has five delay cells in a ring. The VCO gain, Kase = -- is measured 
fl Vcntrl 
from simulation Figure 5.1 shows the VCO output frequency vs. the VCO control voltage for 
a control voltage range from 850mV to 1.7V. From this simulation, operation in the 
frequency range 680MHz to 1.21GHz was obtained. The VCO gain is found to be 
4.469 x 109 rad/Volt. 
13x 10a 
~Hiil!~l 
10--------:---------:---------:---------:---------vY-:--------:---------:---------
i i i l i 1 . . 
g --------;--------:---------1-------- ;---------;---------(------(------!--------;---------
' : : : 
• --------i---------:----- r-------1---------i---------1---------1---------1-------1-------
7 --------:-- -----:---------:---------:---------:---------:--------- :-----···· :-•·····--:---------
/, : ! : ! : 
0,8 0.9 1 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 
control voltage 
Figure 5.1. VCO output frequency vs. input control voltage. 
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The other hand the phase detector gain K = 1avg was measured from simulation for 
pd A<I> 
an input signal frequency of 1GHz. The phase detector gain is found to be 0.1273mA/rad. 
The simulation result for the differential to single ended 50% duty cycle converter of Figure 
3.2 is shown in Figure 5.2. The input signal is a differential sinusoidal signals with 500MHz, 
amplitude 1 volt peak to peak, and 2 volts DC offset to represent the 1 GHz NRZ digital data 
at the optical receiver side. Figure 5.2 shows that the output is in CMOS logic format, rail to 
rail with 50% duty cycle. The circuit was also simulated at 1 GHz sinusoidal input to 
represent 1 GHz RZ data, and again the circuit shows proper data format conversion. 
T•'-'••.<l..;,1l ~-''-"'"~..,_ _, A+ 
Figure 5.2 the simulation result for the differential to single ended simulation 
The whole clock recovery circuit was simulated at 1 GHz data rate. The results of 
simulation that ate typical of the locking characteristics of the structure are shown in Figure 
5.3 for an input data sequence. The input is NRZ data and the recovered clock must have a 
period that is equal to 1 bit-time of the input data. Figure 5.3.a shows simulation results when 
the loop acquires lock to the data clock. In this simulation the oscillator was running initially 
at 750MHz. Figure 5.3.b shows the loop maintaining lock. Figure 5.3.a shows that the 
acquisition time is in the order of 10 Tz0 where Tz0 is the period of the local oscillator. In 
Figure 5.3.a it is apparent that the frequency lock is achieved very quickly but phase-lock 
denoted by t-lock is slower. But due to the PFD simple structure with no feedback the 
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locking process is very fast if compared with the known PFDs. Figure 5.3.b shows circuit 
operation for an input of random binary data sequence where the circuit maintains lock to the 
input data· transitions. The simulation of the circuit working as a frequency multiplier is 
shown in Figure 5.4. In this case the input frequency is 250MHz while tne·vco frequency is 
! . 
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Figure 5.3. a, b (a) Start oflock, (b) Maintaining lock . 
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Figure 5.4 Frequency multiplication 
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1GHz. The challenge with high order frequency multiplication is that the number of 
transitions at the input is low relative to the VCO frequency which means that the circuit will 
see the input clock as long sequences of zeroes and ones. 
The circuit was also simulated in the temperature range 0-lO0C. The lock process 
becomes slower as temperature goes higher. For example, at 25C it takes around 10 Tz0 for the 
circuit to lock to the input data transitions, while at lO0C it takes around 30 Tz0 • The lock 
range and capture-range are measured by simulation and their values appear in Table 1. 
Table 1 Simulation results 
Frequency of operation 1 GHz 
Lock range 830MHZ-1.17GHz 
Capture range 925MHz-l.075GHz 
Temp range 0-lO0C 
LoopBW 200MHz 
Natural freq. OJ n 754xl06 rad/sec 
Filter Q-factor 0.8327 
Table 1 also includes simulation measured parameters of the loop bandwidth, natural 
frequency, and loop filter quality factor (Q). Results from one of the simulation-runs used to 
measure the lock range is shown in Figure 5.5 where we have used another VCO to generate 
the input signal. Once the local VCO locks to the reference signal we start to change the 
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Figure 5.5 Measurement of lock range 
frequency of the reference VCO and observe the range over which the circuit will be able to 
maintain lock. 
Finally a stability test was done by simulation as shown in Figure 5.6, where we have 
used a square wave generator as the reference input and at a certain moment a step delay has 
been inserted to observe the settling of the circuit. One of the simulation results is shown in 
Figure5.8 where a step delay of 0.3 Tz0 is inserted where the control voltage goes down as a 
response to the phase delay, and then it adjusts its level back as it locks to the data transitions 
with no oscillation in the control voltage. The complete clock recovery circuit is shown in 
Figure 5.7. 
The simulation result for the temperature sensor is shown in Figure 5.8. The figure 
shows a linear relation between the output DC voltage and the temperature. The gain of the 
temperature circuit is measured using the simulator and found to be 5m V/ degree C. 
Temp 
Sensor 
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Figure 5.6 Stability test 
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Figure 5.7 The complete clock recovery circuit schematic 
UP 
DN 
65 
1.6,--,-----,---,---,-----,----,---,-----, 
Vout 
1.55 · 
1.5 · 
1.45 · 
1.4 · 
1.35 · 
1.2 · 
1.1s~-~-~-~--~----'--~---'----' 
w oo m oo oo 100 
Temp in degrees C 
Figure 5.8 Simulation result for the temperature sensor 
Finally the transistor sizes for the major blocks are as follows 
1. For the delay cell tail current transistors are two NMOS transistors with W/L=42u/0.6u, 
two differential pair transistors have W/L=21u/0.6u, and active load six PMOS transistors 
each have W/L=21u/0.6u. 
2. For the charge pump circuit we have three NMOS current sink transistors with 
W/L=15u/0.9u, the PMOS current mirrors have three transistors with W/L=30u/0.9u, two 
PMOS transistor switches with WIL=30u/0.6u, and finally two NMOS transistor switches 
with W /L=15u/0.6u. 
3. The AND logic gates have NMOS transistors with W/L=12u/0.6u, and PMOS transistors 
with WIL=24u/0.6u. 
4. The Buffer have a differential pair with NMOS tail current transistor WIL=45u/0.6u, 
differential pair NMOS transistors with W/L=21u/0.6u, and active load PMOS 
transistors with W/L=42u/0.6u, The following two inverters have two NMOS transistors 
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with WIL=30u/0.6u and 60u/0.6u, and two PMOS transistors with WIL=75u/0.6u and 
120u/0.6u. The complete circuit layout is shown in Figure 5.9 
5.2 Conclusion 
PLLs and clock recovery circuits have important rule in communication and 
microprocessor systems. The demand on high speed PLLs have been increased. The PFD is 
the slowest block in the PLL circuit. In this work we have shown that by using different 
phase shifted versions of the VCO output we can build a very fast PFD that has a very simple 
structure which is no longer the slow component in the PLL. The circuit implementation 
shows that the proposed PFD allows the PLL to work at a very high speed without the use of 
frequency multipliers or dividers. A new temperature sensor and temperature compensation 
technique is also shown. 
5.3 Future work 
Even tho1:1ght the proposed PFD is implemented in a clock recovery circuit. Future 
work will include fabrication and test on the circuit, proposing additional circuitry to reduce 
the effects of both the deterministic and random timing errors. Adaptive techniques can be 
implemented to choose different phase shifts to speed-up the operation of the circuit while 
tracking the input carrier by choosing big phase shifts, or to reduce the allowed jitter in the 
circuit when locked by choosing small phase shifts between the leading and the lagging 
harmonics. 
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Figure 5.9 The clock recovery circuit layout 
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APPENDIX: PARAMETERS OF MODEL LEVEL=13 
The model level 13 for both NMOS, and PMOS transistors are listed below 
.. MODEL CMOSN NMOS & 
level=13 vfb0=-667.77E-3 lvfb=-9.88E-3 & 
vNfb=-32.94E-3 phi0=860.65E-3 lphi=0.0 & 
wphi=0.0 k1=817.94E-3 lkl=-46.57E-3 & 
wk1=47.58E-3 k2=42.58E-3 lk2=35.26E-3 & 
wk2=-2.77E-3 eta0=-61.46E~6 leta=18.91E~3 & 
weta=-11.85E-3 muz=583.83 dl0=140.29E-3 & 
dw0=507.56E-3 u00=329.59E-3 lu0=97.75E-3 & 
wu0=-93. 23E-3 ul=19. 94E-3 lu1=36. 20E-3- & 
wul=-2.87E-3 x2m=l2.91 lx2m=-8.28 & 
wx2m=6.91 x2e=754.03E-6 lx2e=-3.43E-3 & 
wx2e=518.76E-6 x3e=237.99E-6 lx3e=-1.61E-3 & 
wx3e=-5.40E-3 x2u0=-6.36E-3 lx2u0=-3.86E-3 & 
wx2u0=5.33E-3 x2ul=-568.01E-6 lx2ul=l.23E-3 & 
wx2u1=285.10E-6 mus=684.17 lms=-25.43 & 
•.vrns=921.34E-3 x3ms=4.83 lx3ms=4.02 & 
wx3ms=-5.34 x2ms=4.89 lx2ms=-1.91 & 
wx2ms=7.94 x3u1=7.21E-3 lx3ul=-137.19E-6 & 
wx3ul=-3.71E-3 toxm=l0.00E-3 tref=25.00 & 
vddm=5.00 cgdom=363.00E-12 cgsom=363.00E-12 & 
cgbom=452.50E-12 xpart=l.00 duml=0.0 & 
dum2=0.0 n0=l.00 ln0=0.0 & 
wn0=0. 0 nb0=0. 0 lnb=0. 0 & 
'llllb=0.0 nd0=0.0 lnd=0.0 & 
vmd=0.0 k2lim=O.0 version=95.20 & 
rshm=2.40 cjm=773.21E-6 cjw=290.00E-12 & 
ijs=l0.00E-9 pj=800.00E-3 pjw=800.00E-3 & 
mj0u=l.10 mjw=260.00E-3 wdf=0.0 & 
ds=0.0 & 
tcv=l.Oe-3 ltcv=0.0 wtcv=0.0 & 
bex=-1.50 lbex=0.0 wbex=0.0 & 
fex=0.0 lfex=0.0 wfex=0.0 & 
trs=0.0 ltrs=0.0 wtrs=0.O & 
trd=0.0 ltrd=0.0 wtrd=0.0 
.MODEL CMOSP PMOS & 
level=13 vfb0=-65.97E-3 lvfb=-17.83E-3 & 
wvfb=-2.45E-3 phi0=768.18E-3 lphi=0.0 & 
wphi=0.0 k1=285.65E-3 lkl=-16.46E-3 & 
wk1=30.89E-3 k2=-66.25E-3 lk2=24.95E-3 & 
wk2=462.78E-6 eta0=-7.91E-3 leta=19.23E-3 & 
weta=-2.35E-3 muz=141.70 dl0=214.00E-3 & 
dw0=534.41E-3 u00=195.41E-3 lu0=62.21E-3 & 
·wU0=-59.47E-3 u1=8.56E-3 lu1=13.95E-3 & 
wu1=765.80E-6 x2m=6.79 lx2m=-1.44 & 
wx2m=656.48E-3 x2e=108.48E-6 lx2e=-l.25E-3 & 
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wx2e=97.72E-6 x3e=433.47E-6 lx3e=142.45E-6 & 
wx3e=-1.72E-3 x2u0=8.74E-3 lx2u0=-1.32E-3 & 
wx2u0=478.07E-6 x2u1=306.83E-6 lx2u1=441.19E-6 & 
wx2u1=349.20E-6 mus=147.75 lms=17.86 & 
wms=124.74E-3 x3ms=-318.66E-3 lx3ms=2·.so & 
wx3ms=l.71 x2ms=6.09 lx2ms=-161.40E-3 & 
wx2ms=l.25 x3ul=-1.23E-3 lx3u1=106.18E-6 & 
wx3ul=l.08E-3 toxm=lO.OOE-3 tref=25.00 & 
vddrn=S.00 cgdom=554.00E-12 cgsom=554.00E-12 & 
cgbom=467.04E-12 xpart=l.00 duml=O.O & 
dum2=0.0 nO=l.O lnO=O.O & 
wnO=O.O nbO=O.O lnb=O.O & 
wnb=O.O ndO=O.O lnd=O.O & 
wnd=0.0 k2lim=O.O version=95.20 & 
rshm=2.10 cjm=931.91E-6 c3w=156.37E-12 & 
ijs=lO.OOE-9 pj=850.00E-3 pjw=850.00E-3 & 
mj0=487.07E-3 mjw=478.48E-3 wdf=O.O & 
ds=O.O & 
tcv=-1.0e-3 ltcv=O.O wtcv=0.0 & 
bex=-1.50 lbex=O.O wbex=O.O & 
fex=O.O lfex=O.O wfex=O.O & 
trs=O.O ltrs=O.O wtrs=O.O & 
trd=O.O ltrd=O.O wtrd=O.O 
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